加拿大华人论坛 加拿大百科Intel Vancouver 职位内部推荐
在加拿大
以下职位都是全职，而且一定要英语正常沟通没问题。否则don't bother有意者发简历至：[email protected] candidate must have a Bachelor's degree in Electrical Engineering, Computer Engineering or a related discipline.- The candidate must have unrestricted right to work in Canada without requiring sponsorshipEmbedded Software EngineerSystem Validation EngineerEmbedded FW Engineer ContractSOC Design EngineerSoC Design Verification Engineer
评论
Job Details:Job Description: As a digital logic design and verification engineer, you will be part of the Systems Engineering team in the Intel's None-Volatile Solutions Group which is developing Solid State Drive (SSD) controller ASICs.Responsibilities:Micro-architectureWriting block-level specificationsLogic designFunctional verificationSynthesis, static timing analysis (STA)Support of post-silicon validationMinimum Requirements:Bachelor Degree with 3 years of experience or Master Degree with 2 years of experience in in the following areas:* Digital logic design and/or verification* Hardware description language (VHDL or Verilog and/or System Verilog)* High-level verification language (System Verilog)* Logic simulation tools such as Modelsim and VCS* PCIe, NVMe, SAS/SATA and Nonvolatile media (preferred)Preferred Qualification:Synthesis and Static Timing Analysis (STA) with Design Compiler and PrimetimeRandom constrained, coverage driven verificationIndustry standard verification methodologies like OVM, VMM, eRM and UVM (UVM preferred)Object Oriented Analysis and DesignEmbedded FirmwareExcellent communication, interpersonal and problem solving skillsMotivated, self-directed and able to work effectively both independently and in a teamGood planning skills
·加拿大新闻 国际学生名额锐减安省学院陷入财政困境
·加拿大新闻 高速公路惊现“无人驾驶”特斯拉网友直呼太惊险
·加拿大新闻 [重磅] 加拿大唯一华人大型连锁健身器材温哥华盛大开业！
·加拿大新闻 奔驰主力车型全面升级，以对中国深层理解满足每一个期待
·加拿大新闻 加拿大房市踩刹车11月成交量大跌一成
·生活百科 黑色星期五购物郁闷
·澳洲新闻 年中预算更新显示财政底线改善 84 亿美元
